JPS6347014B2 - - Google Patents
Info
- Publication number
- JPS6347014B2 JPS6347014B2 JP56002747A JP274781A JPS6347014B2 JP S6347014 B2 JPS6347014 B2 JP S6347014B2 JP 56002747 A JP56002747 A JP 56002747A JP 274781 A JP274781 A JP 274781A JP S6347014 B2 JPS6347014 B2 JP S6347014B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- circuit
- transfer gate
- output
- inverter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/38—Digital stores in which the information is moved stepwise, e.g. shift registers two-dimensional, e.g. horizontal and vertical shift registers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M9/00—Parallel/series conversion or vice versa
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Shift Register Type Memory (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56002747A JPS57116424A (en) | 1981-01-13 | 1981-01-13 | Parallel-to-serial converting circuit |
US06/324,557 US4418418A (en) | 1981-01-13 | 1981-11-24 | Parallel-serial converter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56002747A JPS57116424A (en) | 1981-01-13 | 1981-01-13 | Parallel-to-serial converting circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57116424A JPS57116424A (en) | 1982-07-20 |
JPS6347014B2 true JPS6347014B2 (en]) | 1988-09-20 |
Family
ID=11537939
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56002747A Granted JPS57116424A (en) | 1981-01-13 | 1981-01-13 | Parallel-to-serial converting circuit |
Country Status (2)
Country | Link |
---|---|
US (1) | US4418418A (en]) |
JP (1) | JPS57116424A (en]) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4651333A (en) * | 1984-10-29 | 1987-03-17 | Raytheon Company | Shift register memory cell having a transmission gate disposed between an inverter and a level shifter |
EP0224004B1 (en) * | 1985-10-15 | 1992-12-30 | Sony Corporation | Interconnected multiport flip-flop logic circuit |
JP2569498B2 (ja) * | 1986-09-12 | 1997-01-08 | 日本電気株式会社 | フリツプフロツプ |
US4975932A (en) * | 1987-12-28 | 1990-12-04 | Matsushita Electric Industrial Co., Ltd. | Shift register and shift register system with controllable transfer stages |
US4845728A (en) * | 1988-01-13 | 1989-07-04 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | VLSI binary updown counter |
JPH01214993A (ja) * | 1988-02-23 | 1989-08-29 | Nissan Motor Co Ltd | データ記憶装置 |
US5136622A (en) * | 1991-02-28 | 1992-08-04 | Thomson, S.A. | Shift register, particularly for a liquid crystal display |
JP2764360B2 (ja) * | 1992-05-18 | 1998-06-11 | 三菱電機株式会社 | 並/直列変換回路、直/並列変換回路およびそれらを含むシステム |
JP2766133B2 (ja) * | 1992-08-06 | 1998-06-18 | 日本電気アイシーマイコンシステム株式会社 | パラレル・シリアル・データ変換回路 |
US5525921A (en) * | 1994-04-07 | 1996-06-11 | Vlsi Technology, Inc. | Logic suppression of input and ground spikes for synchronized inputs |
FR2727587A1 (fr) * | 1994-11-30 | 1996-05-31 | Sgs Thomson Microelectronics | Dispositif de serialisation de donnees binaires a haut debit |
JPH08228157A (ja) * | 1995-02-20 | 1996-09-03 | Sony Corp | データ転送回路 |
US6933782B1 (en) | 2002-01-09 | 2005-08-23 | Xilinx, Inc. | Degenerative inductor-based gain equalization |
US6611218B1 (en) | 2002-01-09 | 2003-08-26 | Xilinx, Inc. | Transmitter with multiphase data combiner for parallel to serial data conversion |
JP3846871B2 (ja) * | 2002-06-24 | 2006-11-15 | シャープ株式会社 | パラレル・シリアル変換回路、シリアルデータ生成回路、同期信号生成回路、クロック信号生成回路、シリアルデータ送信装置、シリアルデータ受信装置およびシリアルデータ伝送システム |
WO2004082142A1 (ja) * | 2003-03-13 | 2004-09-23 | Fujitsu Limited | 論理回路 |
DE602007010426D1 (de) * | 2007-03-21 | 2010-12-23 | Ublox Ag | Verfahren zur Bearbeitung eines von einem analogen Eingangssignal eines GNSS-Empfängers abgeleiteten digitalen Signals, Basisbandschaltung eines GNSS-Empfängers zur Durchführung des Verfahrens und GNSS-Empfänger |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1113111A (en) * | 1964-05-29 | 1968-05-08 | Nat Res Dev | Digital storage devices |
US3573498A (en) * | 1967-11-24 | 1971-04-06 | Rca Corp | Counter or shift register stage having both static and dynamic storage circuits |
US3619642A (en) * | 1969-11-12 | 1971-11-09 | Texas Instruments Inc | Multiphase binary shift register |
US3646526A (en) * | 1970-03-17 | 1972-02-29 | Us Army | Fifo shift register memory with marker and data bit storage |
US3708690A (en) * | 1971-02-22 | 1973-01-02 | Mos Technology Inc | Shift register |
JPS5242342B2 (en]) * | 1972-05-13 | 1977-10-24 | ||
DE2340575C3 (de) * | 1973-08-10 | 1981-04-16 | Wabco Fahrzeugbremsen Gmbh, 3000 Hannover | Blockierschutzregelanlage |
JPS537349B2 (en]) * | 1974-03-27 | 1978-03-16 | ||
DE2556735C3 (de) * | 1975-12-17 | 1979-02-01 | Deutsche Itt Industries Gmbh, 7800 Freiburg | MOS-Leistungsstufe zum Erzeugen zweier nichtüberlappender Taktsignale |
US4231052A (en) * | 1977-11-04 | 1980-10-28 | The Secretary Of State For Defence In Her Britannic Majesty's Government Of The United Kingdom Of Great Britain And Northern Ireland | Apparatus for parallel-in to serial-out conversion |
JPS55141823A (en) * | 1979-04-24 | 1980-11-06 | Fujitsu Ltd | Data read-out circuit |
-
1981
- 1981-01-13 JP JP56002747A patent/JPS57116424A/ja active Granted
- 1981-11-24 US US06/324,557 patent/US4418418A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPS57116424A (en) | 1982-07-20 |
US4418418A (en) | 1983-11-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6347014B2 (en]) | ||
JP2000278141A (ja) | マルチプレクサ | |
JP2576366B2 (ja) | 可変遅延バッファ回路 | |
JPH0378718B2 (en]) | ||
US5359636A (en) | Register control circuit for initialization of registers | |
JP2619448B2 (ja) | ディジタル式位相比較回路 | |
JPH04369920A (ja) | 入力選択機能付きラッチ回路 | |
JP3389292B2 (ja) | 分周回路 | |
JPH03228297A (ja) | シフトレジスタ回路 | |
JP2569498B2 (ja) | フリツプフロツプ | |
JPS58139395A (ja) | シフトレジスタ | |
KR19990005465A (ko) | 반도체 칩의 테스트 회로 | |
JPH0445306Y2 (en]) | ||
JPS6350997A (ja) | 出力バツフア回路 | |
JPH02113650A (ja) | データ変換回路 | |
JPS63263943A (ja) | デ−タバス回路 | |
JPH0435408A (ja) | 遅延回路 | |
JPS624799B2 (en]) | ||
JPH03192599A (ja) | シフトレジスタ回路 | |
JPS6137718B2 (en]) | ||
JPS601650B2 (ja) | 1ビツト遅延型全加算器 | |
JPS59189723A (ja) | タイミングパルス発生回路 | |
JPH02250406A (ja) | 信号発生回路 | |
JPS60204116A (ja) | 論理回路 | |
JPH0646708B2 (ja) | クロック選択回路 |